<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="main.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CTLAB_SPI.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SPI32_IN.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SPI32_OUT.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="SPI8REG_IN.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fbas_count.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fbas_count.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fbas_count.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="fbas_count.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fbas_count.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fbas_count.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fbas_count.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fbas_count.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fbas_count_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fbas_count_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fbas_count_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fbas_count_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_fbas.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main_fbas.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main_fbas.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_fbas.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main_fbas.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="main_fbas.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_fbas.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_fbas.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_fbas.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main_fbas.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_fbas.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main_fbas.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main_fbas.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main_fbas.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_fbas.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main_fbas.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_fbas.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_fbas.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main_fbas.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main_fbas.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main_fbas.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_fbas.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="main_fbas.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main_fbas.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_fbas.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_fbas_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_fbas_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_fbas_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_fbas_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_fbas_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_fbas_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_fbas_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_fbas_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_fbas_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_fbas_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_fbas_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_fbas_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_fbas_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_fbas_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_fbas_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_fbas_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461840364" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1461840364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461848233" xil_pn:in_ck="6201985123662268756" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4212846191403384322" xil_pn:start_ts="1461848226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CTLAB_SPI.vhf"/>
      <outfile xil_pn:name="SPI32_IN.vhf"/>
      <outfile xil_pn:name="SPI32_OUT.vhf"/>
      <outfile xil_pn:name="SPI8REG_IN.vhf"/>
      <outfile xil_pn:name="main_fbas.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1461847375" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4784643496811763066" xil_pn:start_ts="1461847375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461840364" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461840364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461847375" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2170092950660105030" xil_pn:start_ts="1461847375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461840364" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249790646593" xil_pn:start_ts="1461840364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461847375" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3367962233771397776" xil_pn:start_ts="1461847375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461853038" xil_pn:in_ck="-8547972898417674746" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="2145738687154890569" xil_pn:start_ts="1461853020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main_fbas.jhd"/>
      <outfile xil_pn:name="main_fbas.lso"/>
      <outfile xil_pn:name="main_fbas.ngc"/>
      <outfile xil_pn:name="main_fbas.ngr"/>
      <outfile xil_pn:name="main_fbas.prj"/>
      <outfile xil_pn:name="main_fbas.stx"/>
      <outfile xil_pn:name="main_fbas.syr"/>
      <outfile xil_pn:name="main_fbas.xst"/>
      <outfile xil_pn:name="main_fbas_vhdl.prj"/>
      <outfile xil_pn:name="main_fbas_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1461848921" xil_pn:in_ck="4247876421476475544" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119197445412297438" xil_pn:start_ts="1461848921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461853047" xil_pn:in_ck="2490191418923009662" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1683533450406758318" xil_pn:start_ts="1461853038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main_fbas.bld"/>
      <outfile xil_pn:name="main_fbas.ngd"/>
      <outfile xil_pn:name="main_fbas_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461853054" xil_pn:in_ck="5670967390112591039" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5157644679949784513" xil_pn:start_ts="1461853047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main_fbas.pcf"/>
      <outfile xil_pn:name="main_fbas_map.map"/>
      <outfile xil_pn:name="main_fbas_map.mrp"/>
      <outfile xil_pn:name="main_fbas_map.ncd"/>
      <outfile xil_pn:name="main_fbas_map.ngm"/>
      <outfile xil_pn:name="main_fbas_map.xrpt"/>
      <outfile xil_pn:name="main_fbas_summary.xml"/>
      <outfile xil_pn:name="main_fbas_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461853069" xil_pn:in_ck="8649870561635824536" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5298528756167062855" xil_pn:start_ts="1461853054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main_fbas.ncd"/>
      <outfile xil_pn:name="main_fbas.pad"/>
      <outfile xil_pn:name="main_fbas.par"/>
      <outfile xil_pn:name="main_fbas.ptwx"/>
      <outfile xil_pn:name="main_fbas.unroutes"/>
      <outfile xil_pn:name="main_fbas.xpi"/>
      <outfile xil_pn:name="main_fbas_pad.csv"/>
      <outfile xil_pn:name="main_fbas_pad.txt"/>
      <outfile xil_pn:name="main_fbas_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1461853082" xil_pn:in_ck="2401159867746395619" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1461853069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main_fbas.bgn"/>
      <outfile xil_pn:name="main_fbas.bit"/>
      <outfile xil_pn:name="main_fbas.drc"/>
      <outfile xil_pn:name="main_fbas.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461853069" xil_pn:in_ck="-8363091185302015173" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1461853065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main_fbas.twr"/>
      <outfile xil_pn:name="main_fbas.twx"/>
    </transform>
  </transforms>

</generated_project>
